MT29F32G08CBACAWP

MT29F32G08CBACAWP, micron NAND flash device, 10.0 V/ns, 4.6 V, BGA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $3.00~5.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 100 :	5.00 / Piece
101 ~ 1000 :	4.00 / Piece
1001 ~ 10000 :	3.00 / Piece

PartNumber:: MT29F32G08CBACAWP

Brand:: Micron Technology - MT | Pack: BGA | D/C: 11+

Availability:: Supply Ability: 10000/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Alice's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-08-19

From Other Seller

Part Number:MT29F32G08CBACAWP
US $3.00 - 5.00
Quantity:

piece

Product Summary

The MT29F32G08CBACAWP is a micron NAND flash device. It additionally includes a synchronous data interface for high-performance I/O operations. When the synchronous interface is active, WE# becomes CLK and RE# becomes W/R#. Data transfers include a bidirectional data strobe (DQS). Also the MT29F32G08CBACAWP creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

Parametrics

MT29F32G08CBACAWP absolute maximum ratings: (1)Voltage input: -0.6 to 4.6 V; (2)VCC supply voltage: -0.6 to 4.6 V; (3)VCCQ supply voltage: -0.6 to 4.6 V; (4)Storage temperature TSTG: -65 to 150 °C.

Features

MT29F32G08CBACAWP features: (1)Open NAND Flash Interface (ONFI) 2.1-compliant; (2)Multiple-level cell (MLC) technology; (3)First block (block address 00h) is valid when shipped from factory; (4)RESET (FFh) required as first command after poweron; (5)Operation status byte provides software method for detecting; (6)Data strobe (DQS) signals provide a hardware method for synchronizing data DQ in the synchronous interface; (7)Copyback operations supported within the plane from which data is read; (8)Quality and reliability; (9)Up to synchronous timing mode 4; (10)Clock rate: 12ns (DDR); (11)Read/write throughput per pin: 166 MT/s; (12)Up to asynchronous timing mode 4; (13)VCC: 2.7-3.6V; (14)VCCQ: 1.7-1.95V, 2.7-3.6V; (15)Page size x8: 4320 bytes (4096 + 224 bytes); (16)Block size: 256 pages (1024K + 56K bytes); (17)Plane size: 2 planes x 2048 blocks per plane.